{"id":1226,"date":"2024-05-31T11:01:26","date_gmt":"2024-05-31T09:01:26","guid":{"rendered":"https:\/\/irtnanoelec.fr\/?post_type=actualite&p=1226"},"modified":"2025-08-01T11:13:28","modified_gmt":"2025-08-01T09:13:28","slug":"three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2","status":"publish","type":"actualite","link":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/","title":{"rendered":"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors"},"content":{"rendered":"
\n
\n
\n
\n

At the IEEE 74th Electronic Components and Technology Conference (ECTC 2024<\/a>, Denver, Colorado, May 28 – 31, 2024), CEA-Leti\u00a0demonstrates feasibility of combining hybrid bonding and high-density through-silicon vias. These development are conducted to meet the needs of the Nanoelec\/Smart Image program<\/a>.<\/h3>\n

CEA-Leti scientists reported a series of successes in three related projects at\u00a0ECTC 2024<\/a>\u00a0that are key steps to enabling a new generation of CMOS image sensors (CIS) that can exploit all the image data to perceive a scene, understand the situation and intervene in it \u2013 capabilities that require embedding AI in the sensor.\u200b<\/p>\n

Demand for smart sensors is growing rapidly because of their high-performance imaging capabilities in smartphones, digital cameras, automobiles and medical devices. This demand for improved image quality and functionality enhanced by embedded AI has presented manufacturers with the challenge of improving sensor performance without increasing the device size.<\/p>\n

“Stacking multiple dies to create 3D architectures, such as three-layer imagers, has led to a paradigm shift in sensor design,\u201d said Renan Bouis, lead author of the paper, \u201cBackside Thinning Process Development for High-Density TSV in a 3-Layer Integration. The communication between the different tiers requires advanced interconnection technologies, a requirement that hybrid bonding meets because of its very fine pitch in the micrometer & even sub-micrometer range,” he said. \u201cHigh-density through silicon via (HD TSV) has a similar density that enables signal transmission through the middle tiers. Both technologies contribute to the reduction of wire length, a critical factor in enhancing the performance of 3D-stacked architectures.”<\/p><\/blockquote>\n

Unparalleled Precision and Compactness<\/h4>\n

\u201cThe papers present the key technological bricks that are mandatory for manufacturing 3D, multilayer smart imagers capable of addressing new applications that require embedded AI,” said Eric Ollier, project manager at CEA-Leti and director of IRT Nanoelec’s Smart Imager program. The CEA-Leti institute is a major partner of IRT Nanoelec. \u201cCombining hybrid bonding with HD TSVs in CMOS image sensors could facilitate the integration of various components, such as image sensor arrays, signal processing circuits and memory elements, with unparalleled precision and compactness,” said St\u00e9phane Nicolas, lead author of the paper, \u201c3-Layer Fine Pitch Cu-Cu Hybrid Bonding Demonstrator With High Density TSV For Advanced CMOS Image Sensor Applications,” which was chosen as one of the conference’s highlighted papers.\u200b<\/p>\n

\u200bThe project developed a three-layer test vehicle that featured two embedded Cu-Cu hybrid-bonding interfaces, face-to-face (F2F) and face-to-back (F2B), and with one wafer containing high-density TSVs. Ollier said the test vehicle is a key milestone because it demonstrates both feasibility of each technological brick and also the feasibility of the integration process flow. “This project sets the stage to work on demonstrating a fully functional three-layer, smart CMOS image sensor, with edge AI capable of addressing high performance semantic segmentation and object-detection applications,” he said.<\/p><\/blockquote>\n

At ECTC 2023, CEA-Leti scientists reported a two-layer test vehicle combining a 10-micron high, 1-micron diameter HD TSV and highly controlled hybrid bonding technology, both assembled in F2B configuration. The recent work then shortened the HD TSV to six microns high, which led to development of a two-layer test vehicle exhibiting low dispersion electrical performances and enabling simpler manufacturing.<\/p>\n

40 Percent Decrease in Electrical Resistance<\/h3>\n

\u201cOur 1-by-6-micron copper HD TSV offers improved electrical resistance and isolation performance compared to our 1-by-10-micron HD TSV, thanks to an optimized thinning process that enabled us to reduce the substrate thickness with good uniformity,” said St\u00e9phan Borel, lead author of the paper, \u201cLow Resistance and High Isolation HD TSV for 3-Layer CMOS Image Sensors. This reduced height led to a 40 percent decrease in electrical resistance, in proportion with the length reduction. Simultaneous lowering of the aspect ratio increased the step coverage of the isolation liner, leading to a better voltage withstand,” he added. “With these results, CEA-Leti is now clearly identified as a global leader in this new field dedicated to preparing the next generation of smart imagers,\u201d Ollier explained. \u201cThese new 3D multi-layer smart imagers with edge AI implemented in the sensor itself will really be a breakthrough in the imaging field, because edge AI will increase imager performance and enable many new applications.\u201d<\/p>\n<\/div> <\/div>\n \n \n <\/div>\n <\/div>\n <\/section>\n\n\n

<\/div>\n
<\/div>\n\n\n
\n
\n
\n
\n \"\" <\/div>\n <\/div>\n <\/div>\n<\/section>\n\n
\n
\n
\n
\n

FIB-SEM 3D cross-section of the entire test vehicle structure – pitch is 6\u03bcm for the hybrid bonding pads – HD TSV dimensions are 1×10\u03bcm\u200b\u200b\u200b\u200b (c) CEA<\/p>\n

About Nanoelec\/Smart Imager program<\/strong><\/p>\n

The aim of IRT Nanoelec\u2019s Smart Imager program is to develop the technologies needed for the next generation of imagers, which will allow the transition from image generation to the analysis of the information included in these images, on the very sensor itself, in order to perceive a scene, understand the situation and intervene on it. This transition represents a very real disruption and a paradigm shift, with the computing and memory issues becoming preponderant, in addition to image generation. This revolution implies the use of artificial intelligence on the image sensor itself. For more information<\/a><\/p>\n<\/div> <\/div>\n \n \n <\/div>\n <\/div>\n <\/section>\n","protected":false},"featured_media":0,"template":"","meta":{"_acf_changed":true,"inline_featured_image":false},"categories":[],"class_list":["post-1226","actualite","type-actualite","status-publish","hentry"],"acf":[],"yoast_head":"\nThree-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec\" \/>\n<meta property=\"og:url\" content=\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/\" \/>\n<meta property=\"og:site_name\" content=\"IRT Nanoelec\" \/>\n<meta property=\"article:modified_time\" content=\"2025-08-01T09:13:28+00:00\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/\",\"url\":\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/\",\"name\":\"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec\",\"isPartOf\":{\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#website\"},\"datePublished\":\"2024-05-31T09:01:26+00:00\",\"dateModified\":\"2025-08-01T09:13:28+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/irtnanoelec.fr\/en\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#website\",\"url\":\"https:\/\/irtnanoelec.fr\/en\/\",\"name\":\"IRT Nanoelec\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/irtnanoelec.fr\/en\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#organization\",\"name\":\"IRT Nanoelec\",\"url\":\"https:\/\/irtnanoelec.fr\/en\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/irtnanoelec.fr\/wp-content\/uploads\/2025\/07\/irt-nanoelec.svg\",\"contentUrl\":\"https:\/\/irtnanoelec.fr\/wp-content\/uploads\/2025\/07\/irt-nanoelec.svg\",\"width\":181,\"height\":89,\"caption\":\"IRT Nanoelec\"},\"image\":{\"@id\":\"https:\/\/irtnanoelec.fr\/en\/#\/schema\/logo\/image\/\"}}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/","og_locale":"en_US","og_type":"article","og_title":"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec","og_url":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/","og_site_name":"IRT Nanoelec","article_modified_time":"2025-08-01T09:13:28+00:00","twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/","url":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/","name":"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors - IRT Nanoelec","isPartOf":{"@id":"https:\/\/irtnanoelec.fr\/en\/#website"},"datePublished":"2024-05-31T09:01:26+00:00","dateModified":"2025-08-01T09:13:28+00:00","breadcrumb":{"@id":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/irtnanoelec.fr\/en\/actualite\/three-layer-integration-breakthrough-for-ai-embedded-cmos-image-sensors-2\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/irtnanoelec.fr\/en\/"},{"@type":"ListItem","position":2,"name":"Three-Layer Integration Breakthrough for AI-Embedded CMOS Image Sensors"}]},{"@type":"WebSite","@id":"https:\/\/irtnanoelec.fr\/en\/#website","url":"https:\/\/irtnanoelec.fr\/en\/","name":"IRT Nanoelec","description":"","publisher":{"@id":"https:\/\/irtnanoelec.fr\/en\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/irtnanoelec.fr\/en\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/irtnanoelec.fr\/en\/#organization","name":"IRT Nanoelec","url":"https:\/\/irtnanoelec.fr\/en\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/irtnanoelec.fr\/en\/#\/schema\/logo\/image\/","url":"https:\/\/irtnanoelec.fr\/wp-content\/uploads\/2025\/07\/irt-nanoelec.svg","contentUrl":"https:\/\/irtnanoelec.fr\/wp-content\/uploads\/2025\/07\/irt-nanoelec.svg","width":181,"height":89,"caption":"IRT Nanoelec"},"image":{"@id":"https:\/\/irtnanoelec.fr\/en\/#\/schema\/logo\/image\/"}}]}},"_links":{"self":[{"href":"https:\/\/irtnanoelec.fr\/en\/wp-json\/wp\/v2\/actualite\/1226","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/irtnanoelec.fr\/en\/wp-json\/wp\/v2\/actualite"}],"about":[{"href":"https:\/\/irtnanoelec.fr\/en\/wp-json\/wp\/v2\/types\/actualite"}],"wp:attachment":[{"href":"https:\/\/irtnanoelec.fr\/en\/wp-json\/wp\/v2\/media?parent=1226"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/irtnanoelec.fr\/en\/wp-json\/wp\/v2\/categories?post=1226"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}